Abstract -The present-day and potential benefits of highly integrated miniaturized applications like wireless micro-sensors and biomedical implants in military, space, medical, and commercial markets fuel the demand for self-sustaining micro-electronic systems.
Power Supplies in Micro-Power Applications
Micro-scale integration of sensors 1 , batteries 2 , fuel cells 3 , microelectronics, and wireless telemetry 1 is inspiring a plethora of system-on-chip (SoC), system-in-package (SiP), and system-on-package (SoP) military, space, medical, and commercial applications that promise the ubiquity of the cellular phone, if not more. Wireless micro-sensors, for example, are not only unobtrusive and non-invasive but they can also retrofit existing difficult-and expensiveto-replace technologies such as power plants and power grids with state-of-the-art intelligence at a relatively minimal cost. Miniaturized platforms, however, constrain energy and power to critical thresholds, requiring re-charge or re-fuel cycles at a frequency that a network of difficult-to-reach sensors cannot typically tolerate. As a result, high-power efficiency, which ultimately determines the device's operational life, is of paramount importance, especially at low power levels, where micro-systems normally thrive 1 .
The aim of on-chip power supplies is to deliver and condition power from a micro-scale energy source to the system efficiently. Linear regulators are relatively simple and introduce little-to-no noise but, because they conduct current with relatively high switch-on voltages, they suffer from higher power losses 4 . Although the switches in switched-capacitor supplies (charge pumps) do not sustain steady-state voltages while conducting current, they are nonetheless exposed to considerable voltages transiently, which means they still dissipate power 5 . Switches in magnetic-or inductor-based converters, on the other hand, sustain substantially lower voltages when they conduct current so their combined conduction losses are typically lower 6 . Needless to say, these fundamentally lower conduction losses offer appealing lifetime advantages to battery-powered micro-scale applications, which is the driving motivation behind this paper.
In practice, however, these dc-dc converters also suffer from quiescent and switching losses that do not scale with load current, as some conduction losses normally would. The result of these losses when applied to micro-power applications can be severe. While optimizing static design variables such as inductance, capacitance, switch size, switching frequency, and output voltage may balance all relevant power losses at a particular load level, it does little to ensure tradeoffs remain favorable across a relatively wide micro-Watt load range, as a wireless micro-sensor, for instance, transitions from idling conditions to data-transmission mode. Dynamically adjusting some of these variables, however, offers the opportunity to maintain optimal design conditions across various operating states, which is why loaddependent mode-hopping schemes and variable frequency converters garner so much attention in commercial and research circles 7, 8, 9 .
Arbitrarily decreasing the switching frequency of the supply with reductions in load power, however, does not guarantee power losses remain balanced because switching losses do not necessarily decrease at the same rate the resulting rise in inductor ripple current increases conduction losses. Different operating regions and modes exacerbate the difference in these rising and falling rates because their respective contributions vary 10, 11 . While it is concluded that switching frequency should generally decrease with load current for high efficiency 12, 13 , this paper details, illustrates, identifies, and verifies how the various power-consuming mechanisms present in a magnetic-based converter shift and relate under the extreme micropower conditions that micro-scale applications endure (e.g., less than 1mW), identifying in the process relevant design methodologies.
Although a synchronous step-down dc-dc converter, as shown in Fig. 1 , by no means represents all plausible embodiments of inductive-based power supplies, it incurs all relevant power losses, from driver shoot-through losses to power-stage current-voltage overlap,
Ohmic conduction, and gate-drive switching losses. Because this converter is relatively simple and it incorporates all the essential power components present in a magnetic-based switcher, such as an inductor, a capacitor, switches, drivers, a controller, etc., the foregoing discussions use it to derive and draw general conclusions. Its asynchronous counterpart may be simpler architecturally and operationally but also incomplete, as it lacks the overlap losses normally present in applications that cannot tolerate the conduction loss associated with the asynchronous diode switch 14 . Section 2 revisits the origins of the power losses present in a synchronous buck converter with respect to load or output current I O and switching frequency f SW and Section 3 discusses when and how the various power loss groups identified dominate.
Section 4 then examines and verifies how switching frequency should relate to load current under micro-power conditions to ensure optimal efficiency performance and Section 5 draws and extrapolates relevant conclusions.
Power Losses in Switching DC-DC Converters
Power losses generally fall into three major categories: (1) conduction, (2) switching, and (3) quiescent. Conduction losses refer to the Ohmic power dissipated in the parasitic series resistances and diodes present in the power-conducting switches (e.g., switch-on resistances and diodes in Fig. 1 's M P and M N ), inductors (e.g., R L.ESR in L), and capacitors (e.g., R C.ESR in C O ). Switching losses describe the energy needed to charge and discharge gate-drive capacitors (e.g., current i C used to charge and discharge C GS and C GD in M P and M N ), the energy lost due to the voltage-current overlaps across the switches (e.g., drain-source terminal voltages across M P and M N ) and all other energy lost due to the switching actions of the converter. Finally, quiescent power refers to the steady-state current the controller in the feedback loop requires (e.g., I Q ) to function and operate at the prescribed switching frequency.
Conduction Losses
To start, it is worth noting high-and low-side switches M P and M N conduct almost all of inductor current i L in alternate phases, which means their respective duty cycles d MP 
Although not necessarily the case, R MP is normally on the same order as R MN ( )
where R C.AC is the converter's equivalent ac-conduction resistance. 
and ac conduction losses in CCM P C.AC(CCM) is 
where i L(peak) is the peak inductor current and t ∆ is M P and M N 's combined conduction period, which is now a fraction of switching period T SW in DCM (Fig. 2) . Since I O is essentially the dc current i L produces, that is, i L(avg) is I O , i L(peak) increases with I O and decreases with conduction period t ∆ :
.
The fraction of time M P conducts with respect to conduction period t ∆ in DCM is the same as the fraction of time M P conducts with respect to switching period T SW in CCM, which is simply another way of referring to duty cycle d MP , or equivalently, V O /V IN . This is true because L continues to be a dc short between switching node v SW and v O (i.e., v SW(avg) equals V O ) so M P must therefore connect L to V IN and ground at the same duty cycles it did in CCM.
As a result, conduction duty-cycle d MP is the ratio of conduction rise time t L(rise) to conduction period t Δ :
Substituting i L(peak) and t ∆ in R C.ESR 's extrapolated RMS current i AC.RMS(DCM) for the abovederived equations yields:
( )
where I OB represents I O 's value at the boundary of CCM and DCM operation (i.e., I OB equals 0.5∆i L(CCM) ) and ac conduction losses in CCM P C.AC(CCM) reduce to ( ) 
What is perhaps most important about this conclusion is that ac conduction losses in DCM depend on I O 1.5 and f SW 0.5
, whereas in CCM, they depend on f SW 2 alone.
Switching Losses
Switching power losses are all the losses attached to M P and M N 's parasitic capacitors and diodes. The fact the converter incurs these losses every switching event, as capacitors charge and discharge and diodes temporarily conduct, is critical because their negative impact on efficiency increases with switching frequency f SW . The eddy currents and core saturation in the inductor, as it turns out, also induce power losses every switching cycle, except they are negligibly small when compared against capacitor-derived losses. Similarly, skin effects, which are pronounced in conductors with multi-layer windings at high frequency under high currents 15 , are normally insignificant at micro-Watt levels.
The fundamental loss in the gate capacitors is the energy required to charge them through a resistive switch: capacitor energy E C is C PAR ∆V C
2
, where ∆V C is the voltage variation in parasitic capacitor C PAR . Gate-source capacitors C GSN and C GSP in M N and M P , for instance, require energy E GSN and E GSP to charge from zero to supply V IN (i.e., ∆V GS ≈ V IN ): 
assuming V D is considerably below V IN . The average gate-drive power losses that result therefore reduce to
where C GEQ is the equivalent switching capacitance present at the gates of M N and M P , the total value of which depends on the size of M N and M P .
As gate capacitors charge and discharge, while M N or M P conducts inductor current i L , the conducting switch is temporarily exposed to a transitioning non-zero drain-source voltage v SW , the current-voltage overlap of which induces an i L v SW power loss across the conducting switch. In CCM, just before M P turns on, for example, M N 's body diode conducts i L 's negative peak I O -0.5∆i L , switching node v SW is below ground by a diode voltage V DN , and M P 's source-drain voltage v SDP is high, as illustrated at time equal zero in Fig. 3 (a) , and as M P engages, M P 's current i P rises to i L all the while v SDP is high at V IN +V DN -the overlap area constitutes part of M P 's IV power loss P IVP(CCM) . A similar event occurs when M P disengages, as v SW decreases and i P decreases, which is why P IVP(CCM) reduces to (15) where t OVER is the IV overlap time 15 . Although the model used 15 and Fig. 3 neglect the clamping effects parasitic bond-wire inductances induce, their influence is minimal when using multiple bond wires, as is typical in practice, with little to no performance trade-offs.
Power switch M N also undergoes similar IV losses during CCM, except its drain-source voltage v DSN is only exposed to diode voltage V DN because dead time forces its body diode to conduct i L and pull v SW to -V DN when M N and M P are both off, just before M N is engaged and allowed to pull v SW from -V DN to zero:
which means CCM IV losses combine to ( )
In DCM, switching conditions are softer 12 because i L is zero just after M N disengages and immediately before M P engages, allowing M N 's v DSN and M P 's v SDP to transition with little-tono current during M N 's turn-off and M P 's turn-on transitions, which means P IVP(DCM) and ( )
In DCM, however, dead-time conduction effectively occurs only when i L is at its positive peak because its negative-peak counterpart is essentially zero, which means the negative peak experiences softer switching conditions. As a result, the expression for dead-time losses in DCM is similar in form to P SW.DT(CCM) , but its dependence on I O is less pronounced:
The drivers, because they do not normally incorporate dead-time features, incur shootthrough power losses when their respective supply and ground switches momentarily conduct shoot-through current i ST (as shown in Fig. 3 (b) ) at the same time. These Ohmic power losses are directly proportional to the square of V IN , inversely proportional to combined switch-on resistances R SW.DST , and the fraction of time they both conduct with respect to switching period T SW or 1/f SW (i.e., ratio of shoot-through time t DST and switching period T SW ). Considering the size of each inverter in the driver chain is normally tapered, the inverter that drives the power switches, that is, the last inverter in the chain, incurs the most shoot-through losses:
Quiescent Losses
Feedback control, protection, and other vital functions require quiescent current to operate, and because input voltage V IN normally supplies this current, the controller dissipates a quiescent power P Q that is proportional to input supply V IN and quiescent current I Q :
where E Q refers to the quiescent energy required in each switching cycle and I Q0 to the frequency-independent quiescent current. As it turns out, quiescent power losses usually become strong functions of switching frequency because higher speeds demand more quiescent current. The fact is dominant and parasitic poles in the control loop shift to higher frequencies when I Q increases because the effective resistance at each node in the circuit decreases with quiescent current (e.g., small-signal output resistance r o or 1/λI Q in MOSFETs and V A /I Q in BJTs). In other words, higher bandwidth f BW demands higher switching frequency f SW and lower parasitic resistance r o , which means higher quiescent current I Q and power P Q : 
Dominancy of Power Losses and Efficiency
As shown in Section 2, output current I O and switching frequency f SW play pivotal roles in how much power a switching converter consumes. To understand their relative impact on efficiency across loads in micro-scale applications, it is helpful to cite a buck converter example confined to an off-chip 2mm x 2mm x 1mm 50µH power inductor with 5Ω of equivalent series resistance R L.ESR , 0.6mm x 0.3mmx 0.3mm 100nF output capacitor with 1Ω of equivalent series resistance R COUT.ESR , and a 50µA-10MHz CMOS controller 16 so their resulting turn-on resistance was approximately 48Ω and the equivalent gate-drive capacitance was 0.75pF, as prescribed by AMI's CMOS 0.5µm process technology. An equivalent driver shoot-through resistance of 5kΩ was calculated by assuming two-stage inverter chains with a tapering factor of three. In the end, the 50µH inductor produced a current ripple ∆i L of 2mA at the prescribed switching frequency of 10MHz. Fig. 4 illustrates how these power losses change with load and how they ultimately affect efficiency η, which is the ratio of output load power P LOAD and total input power P IN :
where power losses P LOSS is the summation of all the contributions described in Section 2 and summarized in TABLE II:
Note the converter enters DCM (the shaded region in Fig. 4 ) when load current I O falls below half inductor current ripple ∆i L , that is, when I O is less than 0.5∆i L (1mA in this case) because DCM operation is more suitable for extreme light loads (since power cannot be wasted in conducting negative inductor current). Although dc conduction losses P C.DC dominate at considerably high loads (as expected but not shown in Fig. 4 ) because P C.DC increases with the square of I O , load-independent losses like quiescent and gate-drive switching losses P Q and P SW.GD ultimately dominate at extreme light loading conditions, when I O has negligible effects on power losses. Efficiency η, as a result, falls sharply at micro-power levels, which explains why magnetic-based switching converters are conventionally not used for this application space. Note, however, power losses and efficiency in this regime depend strongly on switching frequency f SW because not only does P SW.GD increase with f SW but so does quiescent current I Q and therefore P Q , which means changes in f SW have a considerable impact on η. (Notice the paper's focus is ultra low-power applications like wireless microsensors and not the entire gamut of mobile hand-held battery-operated devices, which is why this and ensuing graphs only depict ultra light loads ranging up to 2mA or 4mA, rather than the expanded range mobile products can demand. The fact is power dominance shifts almost linearly in the ultra light load region so sub-ranged linear scales tend to illustrate them besta log scale would obscure shifts (cross points) in power dominance on the higher end of the range.)
While reducing f SW in DCM (e.g., when P LOAD is less than 1mW) decreases quiescent and switching losses, it also increases ac conduction losses P C.AC because inductor peak current i L(+peak) must necessarily increase to accommodate for a longer period. This means efficiency performance does not necessarily increase with decreasing switching frequencies. Note, however, η in the case shown in Fig. 4 would indeed increase with a reduction in f SW but the point here is there will be an optimum point where further reductions in f SW will again degrade η. In other words, there is an optimum relationship between f SW and I O that incurs the least losses and achieves the highest efficiency possible. Fig. 5 illustrate graphically how each of the losses described in Section 2 and tabulated in TABLE I change with load I O and switching frequency f SW . Fig. 5 (a) , for example, shows dc conduction losses P C.DC decrease with the square of I O and remains independent of f SW across the entire load range. AC conduction losses P C.AC , also shown in Fig. 5 (a) , is dependent on f SW across the entire load range and independent of I O only in CCM. Note, however, P C.AC 's dependence on f SW changes in the two regions: inversely proportional to f SW 2 in CCM and inversely proportional to f SW 0.5 in DCM. Generally, ac conduction losses increase sharply at low switching frequencies.
Power-Loss Contours across I O and f SW
While gate-drive and driver shoot-through switching losses P SW.GD and P SW.DST and quiescent power losses P Q (Fig. 5(b 
Achieving Maximum Micro-Power Efficiency

Analysis
Quantifying the optimum operating point (e.g., f SW ) of the converter intuitively (from a designer's perspective) from the combined graph in Combining these power groups into a single graph, as shown in Fig. 6(a) 
Maximizing Efficiency in a Buck Converter
Note ratio f SW(opt) /I O is a constant, which means the product of optimum switching period T SW(opt) and I O is also fixed. In other words, maximum efficiency occurs when inductor L delivers (in every switching cycle) the optimum amount of charge Q L(opt) (T SW(opt) I O ) to the load. In applying this condition to a practical switching buck converter, it is best to adopt a control scheme that automatically modulates f SW to keep the charge-per-cycle delivered to the load constant, such as constant peak-current, constant on-time, and constant ripple voltage (output hysteresis) control 13 . For example, when considering a peak-current control scheme and using the constant derived for I O /f SW in this section to achieve maximum light-load efficiency (in DCM), peak current i L(peak) should be
where t ∆ is the conduction period.
Applying this result to the buck-converter example cited earlier in the paper and assuming frequency-independent quiescent current I Q0 is 1.25µA (i.e., P Q0 is 5µW) means f SW(opt) is 2.33x10 9 I O and i L(peak) should therefore be kept at 4.2mA, producing a theoretical efficiency slightly above 90% (dashed line in Fig. 7 ). To validate this conclusion, a peak-current controlled buck-converter circuit (whose simplified schematic is shown in Fig. 8(a) ) was simulated and its efficiency performance plotted in Fig. 8(b) . Although peak efficiency was slightly below 90% and the best performance occurred at a peak current (4mA) that is slightly below its theoretical prediction (4.2mA), the difference in performance was less than 1%. The reason for this discrepancy is that theory (at light loads) neglected minor terms in P LOSS such as dc conduction losses P C.DC , current-voltage overlap losses P SW.IV , etc. Nevertheless, increasing and decreasing i L(peak) from the optimum value produced degraded results, which means 4.0-4.2mA is indeed the optimum setting. Notice the conclusions drawn expand to converters fabricated in other process technologies (other than 0.5µm CMOS), albeit at slightly different values (given differences in oxide thicknesses and carrier mobilities), because the basic power-inducing mechanisms present in switching converters remain unchanged across technology nodes. Also note there is a portion of quiescent current that depends on the bandwidth of the system, which means that portion should also decrease with I O , as f SW(opt) decreases and its resulting bandwidth requirement relaxes.
Conclusions
This paper demonstrates that switching buck dc-dc converters under micro-Amp loads (50-500µA) suffer mostly from switching losses (which include bandwidth-dependent quiescent losses) and ac conduction losses, and operating a converter in discontinuous-conduction mode (DCM) and decreasing its switching frequency (f SW ) with reductions in output load current (I O ) balances and minimizes these power losses. The paper further shows that relating f SW (and quiescent current) to I O at the derived optimum (which is a constant) can yield efficiencies of 85-95%, even when only loaded with micro-Watts. In other words, maximum efficiency occurs when the amount of charge transferred to the load is at an optimum constant, which also means (as shown in the paper) constant peak-current controlled and hysteretic (i.e., sliding-mode) buck dc-dc converters can be configured to yield maximum light load efficiencies. The high-efficiency features of magnetic-based switching supplies therefore extend to micro-power applications, where charge pumps and linear regulators were thought to dominate. This is particularly important because (i) micro-scale devices may only draw a few micro-Watts at a time (at considerably low duty cycles) and idle for the remainder of the period and (ii) the miniaturized batteries they embed severely restrain how much total energy is available. These conclusions intimate that low-power wireless micro-sensors, to cite an example, self-powered from embedded thin-film lithium-ion batteries and/or onboard energy harvesters can now enjoy the lifetime performance that results from using 85-95% efficient conditioning supplies. 
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